An Optimized Hardware Design for High Performance Residual Data Decoder
نویسندگان
چکیده
منابع مشابه
development and implementation of an optimized control strategy for induction machine in an electric vehicle
in the area of automotive engineering there is a tendency to more electrification of power train. in this work control of an induction machine for the application of electric vehicle is investigated. through the changing operating point of the machine, adapting the rotor magnetization current seems to be useful to increase the machines efficiency. in the literature there are many approaches wh...
15 صفحه اولAn exploration on hardware/software co-design H.264 decoder
For the H.264/MPEG-4 AVC, there are purely hardware codec and solely software solutions. They are known to have either the best performance in terms of energy and speed or the flexibility. This project aims at examine the possible partitions between HW/SW and evaluate its tradeoffs between the flexibility and performance. Keywords-H.264, bitstream, deblocking filter
متن کاملPerformance Requirements for Reconfigurable Hardware for a Scalable Video Decoder
Nowadays multimedia applications emerge on portable devices everywhere. These applications typically have a number of stringent requirements. A first requirement is a high amount of computational power together with real-time performance. A second requirement is that they must be reconfigurable i.e. that the application or the characteristics of the application can be modified at will. The perf...
متن کاملA High-Performance Data-Dependent Hardware Divider
Hardware dividers are needed in many areas of applications like computer floating-point units, communication systems, cryptography, signal processing, etc. The performance requirements of these applications differ regarding data and architectural issues. In this paper, the basic principles used in hardware integer dividers are shown. A hybrid data-dependent divider is proposed based on several ...
متن کاملDesign and Implementation of a High-Throughput CABAC Hardware Accelerator for the HEVC Decoder
HEVC is the new video coding standard of the Joint Collaborative Team on Video Coding. As in its predecessor H.264/AVC, Context-based Adaptive Binary Arithmetic Coding (CABAC) is a throughput bottleneck. This paper presents a hardware acceleration approach for transform coefficient decoding, the most time consuming part of CABAC in HEVC. In addition to a baseline design, a pipelined architectur...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of the Korea Academia-Industrial cooperation Society
سال: 2012
ISSN: 1975-4701
DOI: 10.5762/kais.2012.13.11.5389